

Figure 1




Figure 2




Figure 3






Figure 4



5 A Figure



5 B Fig ure





Figure 6



Bias Mode	RF Driving	Error signal amplitude normalized to P _m
Gated square dither to DC	Sinusoidal	$-2/\pi * \sin \theta_{dc} * \sin \theta_{d} * \sin (\rho \theta_{d}) * Bessell(0, \theta_{rf})$
port for Quad+ control	Square Digital	$-2/\pi * \sin \theta_{dc} * \sin \theta_d * \sin (\rho \theta_d) * \cos \theta_{rf}$
Square dither to modulator	Sinusoidal	$-\rho/\pi * \sin \theta_{dc} * [1-BesselJ(0, 2\theta_{rf})]$
driver for Quad+ control	Square Digital	$-2/\pi * \sin \theta_{dc} * \sin \theta_{rf} * \sin (\rho \theta_{rf})$
Square dither to DC port for	Sinusoidal	$-2/\pi * \sin \theta_{dc} * \sin \theta_{d} * BesselJ(0, \theta_{rf})$
Peak control	Square Digital	$-2/\pi * \sin \theta_{dc} * \sin \theta_{d} * \cos \theta_{rf}$

Figure 7C

